# RJ21R3BA0PT

1/1.8-type Interline Color CCD Area Sensor with 4 200 k Pixels

DESCRIPTION

The RJ21R3BA0PT is a 1/1.8-type (9.13 mm) solid-state image sensor that consists of PN photo-diodes and CCDs (charge-coupled devices). With approximately 4 200 000 pixels (2 530 horizontal x 1 659 vertical), the sensor provides a stable high-resolution color image.

FEATURES

• Optical size : 9.13 mm (aspect ratio 3 : 2)

4 010 k effective pixels

9.13 mm

1 634

2 452

• Interline scan format
• Square pixel
• Number of image pixels : 2 470 (H) x 1 652 (V)
• Number of effective pixels : 2 452 (H) x 1 634 (V)
• Number of optical black pixels
  – Horizontal : 2 front and 58 rear
  – Vertical : 5 front and 2 rear
• Number of dummy bits
  – Horizontal : 34
  – Vertical : 2
• Pixel pitch : 3.10 µm (H) x 3.10 µm (V)
• R, G, and B primary color mosaic filters
• Supports monitoring mode
• Low fixed-pattern noise and lag
• No burn-in and no image distortion
• Blooming suppression structure
• Built-in output amplifier
• Built-in overflow drain voltage circuit and reset gate voltage circuit
• Variable electronic shutter

• Package :
  20-pin half-pitch DIP [Plastic]
  (P-DIP020-0500)
  Row space : 12.20 mm

PIN CONNECTIONS

20-PIN HALF-PITCH DIP   TOP VIEW

OD	1	20	OS
GND	2	19	GND
OFD	3	18	NC_5
PW	4	17	NC_4
ϕ_{RS}	5	16	ϕ_{V1A}
NC_1	6	15	ϕ_{V1B}
NC_2	7	14	ϕ_{V2}
ϕ_{H1}	8	13	ϕ_{V3A}
NC_3	9	12	ϕ_{V3B}
ϕ_{H2}	10	11	ϕ_{V4}

(P-DIP020-0500)

PRECAUTIONS

• The exit pupil position of lens should be 30 to 65 mm from the top surface of the CCD.
• Refer to **"PRECAUTIONS FOR CCD AREA SENSORS"** for details.

PIN DESCRIPTION

SYMBOL	PIN NAME
OD	Output transistor drain
OS	Output signals
ϕRS	Reset transistor clock
ϕV1A, ϕV1B, ϕV2, ϕV3A, ϕV3B, ϕV4	Vertical shift register clock
ϕH1, ϕH2	Horizontal shift register clock
OFD	Overflow drain
PW	P-well
GND	Ground
NC1, NC2, NC3, NC4, NC5	No connection

ABSOLUTE MAXIMUM RATINGS   (TA = +25˚C)

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Output transistor drain voltage	V_{OD}	0 to +18	V	
Overflow drain voltage	V_{OFD}	Internal output	V	1
Reset gate clock voltage	$V\phi RS$	Internal output	V	2
Vertical shift register clock voltage	$V\phi V$	VPW to +18	V	
Horizontal shift register clock voltage	$V\phi H$	−0.3 to +12	V	
Voltage difference between P-well and vertical clock	VPW-VϕV	−27 to 0	V	
Voltage difference between vertical clocks	VϕV-VϕV	0 to +18	V	3
Storage temperature	T_{STG}	−40 to +85	˚C	
Ambient operating temperature	T_{OPR}	−20 to +70	˚C	

NOTES :

1. Do not connect to DC voltage directly. When OFD is connected to GND, connect VOD to GND. Overflow drain clock is applied below 24 Vp-p.

2. Do not connect to DC voltage directly. When ϕRS is connected to GND, connect VOD to GND. Reset gate clock is applied below 8 Vp-p.

3. When clock width is below 10 µs, and clock duty factor is below 0.1%, voltage difference between vertical clocks will be below 26 V.

RECOMMENDED OPERATING CONDITIONS

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Ambient operating temperature		T_{OPR}		25.0		°C	
Output transistor drain voltage		V_{OD}	14.55	15.0	15.45	V	
Overflow drain clock	p-p level	$V\phi OFD$	20.7	21.5	22.8	V	1
Ground		GND		0.0		V	
P-well voltage		V_{PW}	−8.0		$V\phi VL$	V	2
Vertical shift register clock	LOW level	$V\phi V1AL, V\phi V1BL, V\phi V2L$ $V\phi V3AL, V\phi V3BL, V\phi V4L$	−7.35	−7.0	−6.65	V	
	INTERMEDIATE level	$V\phi V1AI, V\phi V1BI, V\phi V2I$ $V\phi V3AI, V\phi V3BI, V\phi V4I$		0.0		V	
	HIGH level	$V\phi V1AH, V\phi V1BH$ $V\phi V3AH, V\phi V3BH$	14.55	15.0	15.45	V	
Horizontal shift register clock	LOW level	$V\phi H1L, V\phi H2L$	−0.05	0.0	+0.05	V	
	HIGH level	$V\phi H1H, V\phi H2H$	4.5	4.8	5.5	V	
Reset gate clock	p-p level	$V\phi RS$	4.5	4.8	5.5	V	1
Vertical shift register clock frequency		$f\phi V1A, f\phi V1B, f\phi V2$ $f\phi V3A, f\phi V3B, f\phi V4$		7.49		kHz	3
Horizontal shift register clock frequency		$f\phi H1, f\phi H2$		24.54		MHz	
Reset gate clock frequency		$f\phi RS$		24.54		MHz	

NOTES :

1. Use the circuit parameter indicated in **"SYSTEM CONFIGURATION EXAMPLE"**, and do not connect to DC voltage directly.
2. V_{PW} is set below $V\phi VL$ that is low level of vertical shift register clock, or is used with the same power supply that is connected to V_L of V driver IC.
3. At frame accumulation mode.

∗ To apply power, first connect GND and then turn on V_{OD}. After turning on V_{OD}, turn on V_{PW} first and then turn on other powers and pulses. Do not connect the device to or disconnect it from the plug socket while power is being applied.

CHARACTERISTICS （Drive method : 1/30 s frame accumulation）

（T_A = +25°C, Operating conditions : The typical values specified in "**RECOMMENDED OPERATING CONDITIONS**".
Color temperature of light source : 3 200 K, IR cut-off filter （CM-500, 1 mmt） is used.）

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Standard output voltage	V_O		150		mV	2
Photo response non-uniformity	PRNU			10	%	3
Saturation output voltage	V_{SAT}	450	550		mV	4
		320	420		mV	5
Dark output voltage	V_{DARK}		0.5	3.0	mV	1, 6
Dark signal non-uniformity	DSNU		0.5	2.0	mV	1, 7
Sensitivity （green channel）	R （G）	110	140		mV	8
Smear ratio	SMR		−88	−80	dB	9
Image lag	AI			1.0	%	10
Blooming suppression ratio	ABL	1 000				11
Output transistor drain current	I_{OD}		4.0	8.0	mA	

NOTES :

- Within the recommended operating conditions of V_{OD}, V_{OFD} of the internal output satisfies with ABL larger than 1 000 times exposure of the standard exposure conditions, and V_{SAT} larger than 320 mV.

1. T_A = +60°C
2. The average output voltage of G signal under uniform illumination. The standard exposure conditions are defined as when Vo is 150 mV.
3. The image area is divided into 10 x 10 segments under the standard exposure conditions. Each segment's voltage is the average output voltage of all pixels within the segment. PRNU is defined by （Vmax − Vmin）/Vo, where Vmax and Vmin are the maximum and minimum values of each segment's voltage respectively.
4. The image area is divided into 10 x 10 segments. Each segment's voltage is the average output voltage of all pixels within the segment. V_{SAT} is the minimum segment's voltage under 10 times exposure of the standard exposure conditions. The operation of OFDC is high. （for still image capturing）
5. The image area is divided into 10 x 10 segments. Each segment's voltage is the average output voltage of all pixels within the segment. V_{SAT} is the minimum segment's voltage under 10 times exposure of the standard exposure conditions. The operation of OFDC is low.

6. The average output voltage under non-exposure conditions.
7. The image area is divided into 10 x 10 segments under non-exposure conditions. DSNU is defined by （Vdmax − Vdmin）, where Vdmax and Vdmin are the maximum and minimum values of each segment's voltage respectively.
8. The average output voltage of G signal when a 1 000 lux light source with a 90% reflector is imaged by a lens of F4, f50 mm.
9. The sensor is exposed only in the central area of V/10 square with a lens at F4, where V is the vertical image size. SMR is defined by the ratio of the output voltage detected during the vertical blanking period to the maximum output voltage in the V/10 square.
10. The sensor is exposed at the exposure level corresponding to the standard conditions. AI is defined by the ratio of the output voltage measured at the 1st field during the non-exposure period to the standard output voltage.
11. The sensor is exposed only in the central area of V/10 square, where V is the vertical image size. ABL is defined by the ratio of the exposure at the standard conditions to the exposure at a point where blooming is observed.

PIXEL STRUCTURE

OPTICAL BLACK
(2 PIXELS)

OPTICAL BLACK
(2 PIXELS)

2 470 (H) x 1 652 (V)

OPTICAL BLACK
(58 PIXELS)

1 pin

OPTICAL BLACK
(5 PIXELS)

COLOR FILTER ARRAY

(1, 1 652)   (2 470, 1 652)

Pin arrangement
of the vertical
readout clock

ϕV3A   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1B   R G R G R G R G R G R G   R G R G R G R G R G R G
ϕV3B   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1B   R G R G R G R G R G R G   R G R G R G R G R G R G
ϕV3B   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1B   R G R G R G R G R G R G   R G R G R G R G R G R G
ϕV3B   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1A   R G R G R G R G R G R G   R G R G R G R G R G R G
ϕV3B   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1B   R G R G R G R G R G R G   R G R G R G R G R G R G
ϕV3B   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1B   R G R G R G R G R G R G   R G R G R G R G R G R G
ϕV3B   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1B   R G R G R G R G R G R G   R G R G R G R G R G R G
ϕV3A   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1B   R G R G R G R G R G R G   R G R G R G R G R G R G
ϕV3B   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1B   R G R G R G R G R G R G   R G R G R G R G R G R G

ϕV3B   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1B   R G R G R G R G R G R G   R G R G R G R G R G R G
ϕV3B   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1B   R G R G R G R G R G R G   R G R G R G R G R G R G
ϕV3A   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1B   R G R G R G R G R G R G   R G R G R G R G R G R G
ϕV3B   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1B   R G R G R G R G R G R G   R G R G R G R G R G R G
ϕV3B   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1B   R G R G R G R G R G R G   R G R G R G R G R G R G
ϕV3B   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1A   R G R G R G R G R G R G   R G R G R G R G R G R G
ϕV3B   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1B   R G R G R G R G R G R G   R G R G R G R G R G R G
ϕV3B   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1B   R G R G R G R G R G R G   R G R G R G R G R G R G
ϕV3B   G B G B G B G B G B G B   G B G B G B G B G B G B
ϕV1B   R G R G R G R G R G R G   R G R G R G R G R G R G

(1, 1)   (2 470, 1)

5

TIMING CHART

TIMING CHART EXAMPLE

Pulse diagram in more detail is shown in figure ① to ④ after next page.


NOTES :

1. Do not use these signals immediately after field accumulation mode is transferred to frame accumulation mode for still image capturing.

2. Do not use these signals immediately after frame accumulation mode is transferred to field accumulation mode for monitoring image.

∗ Start the exposure period after 10 ms later that OFDC is high, and finish before charge swept transfer.

∗ Apply at least an OFD shutter pulse to OFD in each field accumulation mode.

①, ①' VERTICAL TRANSFER TIMING【FIELD ACCUMULATION MODE】
∗ ①' is just before first frame accumulation mode

239 240 241 242 243 244 245 246 247 248 249 250 1 2 3 4 5 ··· 9 10 11 12 13 14 15 16 17 18

HD

VD

φV1A   ∗ (No high pulse at ①')

φV1B

φV2

φV3A   ∗ (No high pulse at ①')

φV3B

φV4

OFDC (①)

OFDC (①')

φOFD

OS
1582   1596   1610   1624   1638   1652
    1589   1603   1617   1631   1645
GB RG GB RG GB RG GB RG GB RG GB   OB5 7 14 21 28 35
                                                       RG GB RG GB RG

② VERTICAL TRANSFER TIMING【AT FIRST FRAME ACCUMULATION MODE】

246 247 248 249 250 1 2 3 4 5 6 7 8 9 ··· 88 89 90 91 92 93 94 95 96 97 98 99 100

HD

VD

φV1A

Charge swept transfer

φV1B

27.3 stages x 90 H = 2 457 stages

φV2

1T = 120 clk

φV3A

φV3B

φV4

OFDC

φOFD

OS
                                                       OB2 OB4 1 3 5 7
                                                                RG RG RG RG
— Not for use →

∗ Do not use the frame signals immediately after field accumulation mode is transferred to frame
   accumulation mode.

③ VERTICAL TRANSFER TIMING【FRAME ACCUMULATION MODE】

Charge swept transfer

27.3 stages x 90 H = 2 457 stages

1T = 120 clk

④ VERTICAL TRANSFER TIMING【AT FIRST FIELD ACCUMULATION MODE】

← Not for use —

＊ Do not use the field signals immediately after frame accumulation mode is transferred to field accumulation mode for monitoring image.

READOUT TIMING【FIELD ACCUMULATION MODE】


READOUT TIMING【FRAME ACCUMULATION MODE】

HORIZONTAL TRANSFER TIMING【FIELD ACCUMULATION MODE】-1

∗ Keep over 1.63 µs when vertical transfer clock pulse is overlapping.

## HORIZONTAL TRANSFER TIMING 【FIELD ACCUMULATION MODE】-2

1 clk = 40.7 ns (= 1/24.5 MHz)

PRE SCAN (34)

OB (2)

OUTPUT (2 470) 1

4-stage transfer

3-stage transfer

∗ Keep over 1.63 μs when vertical transfer clock pulse is overlapping.

HORIZONTAL TRANSFER TIMING 【FRAME ACCUMULATION MODE】-1

1 clk = 40.7 ns (= 1/24.5 MHz)

3276
(0) 58   98   138   178   218   258   298 320 338   378

HD

ϕ_{H1}

ϕ_{H2}

ϕ_{RS}

OS

··· 2470 OB (58) ←——— 80 clk ———→ (= 3.26 μs)

ϕ_{V1A}
ϕ_{V1B}

ϕ_{V2}

ϕ_{V3A}
ϕ_{V3B}

ϕ_{V4}

OGD   198   278

＊ Keep over 3.26 μs when vertical transfer clock pulse is overlapping.

HORIZONTAL TRANSFER TIMING 【FRAME ACCUMULATION MODE】-2

1 clk = 40.7 ns (= 1/24.5 MHz)

378   418   458   498   538   578   618   658 770

HD

ϕ_{H1}

ϕ_{H2}

ϕ_{RS}

OS

PRE SCAN (34)
OB (2)
OUTPUT (2 470) 1 ···············

ϕ_{V1A}
ϕ_{V1B}

ϕ_{V2}

ϕ_{V3A}
ϕ_{V3B}

ϕ_{V4}

OFD

CHARGE SWEPT TRANSFER TIMING【FRAME ACCUMULATION MODE】

＊ Keep over 1.22 μs when vertical transfer clock pulse of charge swept transfer is overlapping.

SYSTEM CONFIGURATION EXAMPLE

Be sure to use the parameter indicated in this circuit example.

(∗1) φRS, OFD :
Do not connect to DC voltage directly.

PACKAGE OUTLINES

20 DIP (P-DIP020-0500)   (Unit : mm)

Center of effective imaging area
and center of package

6.9±0.075

0.4±0.4

20   11

6±0.075   0.4±0.4

11.2±0.1 (※2)   12±0.1

θ

CCD

1   10

13±0.1 (※2)

13.8±0.1

Rotation error of die : $\theta = 1.0°^{MAX.}$
(※1 : Effective imaging area)
(※2 : Lid's size)

2.4±0.1

A

2.9±0.1   3.5±0.1

20-0.3 TYP.   P-1.27 TYP.
20-0.64 TYP.   A'
⊕ 0.2 Ⓜ

12.2±0.1

Refractive index : nd = 1.5
∥ 0.02
(※1)

A

Glass Lid

0.5±0.05 (※2)   1.41±0.025

CCD
Package

A'

�',' 0.04   ∥ 0.02
(※1)

0.25±0.1

$12.2^{+0.3}_{-0}$

15

PRECAUTIONS FOR CCD AREA SENSORS

1. Package Breakage

In order to prevent the package from being broken, observe the following instructions :

1） The CCD is a precise optical component and the package material is ceramic or plastic. Therefore,
   - ● Take care not to drop the device when mounting, handling, or transporting.
   - ● Avoid giving a shock to the package.
     Especially when leads are fixed to the socket or the circuit board, small shock could break the package more easily than when the package isn't fixed.
2） When applying force for mounting the device or any other purposes, fix the leads between a joint and a stand-off, so that no stress will be given to the jointed part of the lead. In addition, when applying force, do it at a point below the stand-off part.

   (In the case of ceramic packages)
   – The leads of the package are fixed with low melting point glass, so stress added to a lead could cause a crack in the low melting point glass in the jointed part of the lead.

(In the case of plastic packages)
   – The leads of the package are fixed with package body （plastic）, so stress added to a lead could cause a crack in the package body （plastic） in the jointed part of the lead.

3） When mounting the package on the housing, be sure that the package is not bent.
   – If a bent package is forced into place between a hard plate or the like, the package may be broken.
4） If any damage or breakage occurs on the surface of the glass cap, its characteristics could deteriorate.
   Therefore,
   - ● Do not hit the glass cap.
   - ● Do not give a shock large enough to cause distortion.
   - ● Do not scrub or scratch the glass surface.
   - – Even a soft cloth or applicator, if dry, could cause flaws to scratch the glass.

2. Electrostatic Damage

As compared with general MOS-LSI, CCD has lower ESD. Therefore, take the following antistatic measures when handling the CCD :

1） Always discharge static electricity by grounding the human body and the instrument to be used. To ground the human body, provide resistance of about 1 MΩ between the human body and the ground to be on the safe side.
2） When directly handling the device with the fingers, hold the part without leads and do not touch any lead.

3) To avoid generating static electricity,
   a. do not scrub the glass surface with cloth or plastic.
   b. do not attach any tape or labels.
   c. do not clean the glass surface with dust-cleaning tape.
4) When storing or transporting the device, put it in a container of conductive material.

3. Dust and Contamination

Dust or contamination on the glass surface could deteriorate the output characteristics or cause a scar. In order to minimize dust or contamination on the glass surface, take the following precautions :

1) Handle the CCD in a clean environment such as a cleaned booth. (The cleanliness level should be, if possible, class 1 000 at least.)
2) Do not touch the glass surface with the fingers. If dust or contamination gets on the glass surface, the following cleaning method is recommended :
   ● Dust from static electricity should be blown off with an ionized air blower. For anti-electrostatic measures, however, ground all the leads on the device before blowing off the dust.
   ● The contamination on the glass surface should be wiped off with a clean applicator soaked in isopropyl alcohol. Wipe slowly and gently in one direction only.
   – Frequently replace the applicator and do not use the same applicator to clean more than one device.
※ Note : In most cases, dust and contamination are unavoidable, even before the device is first used. It is, therefore, recommended that the above procedures should be taken to wipe out dust and contamination before using the device.

4. Other

1) Soldering should be manually performed within 5 seconds at 350°C maximum at the tip of soldering iron.
2) Avoid using or storing the CCD at high temperature or high humidity as it is a precise optical component. Do not give a mechanical shock to the CCD.
3)＊Do not expose the device to strong light. For the color device, long exposure to strong light will fade the color of the color filters.

＊ Only for color devices